While cadmium telluride and copper-indiumgallium-sulfide-selenide (CIGSSe) solar cells have either already surpassed (for CdTe) or reached (for CIGSSe) the 1 GW yr −1 production level, highlighting the promise of these rapidly growing thin-film technologies, reliance on the heavy metal cadmium and scarce elements indium and tellurium has prompted concern about scalability towards the terawatt level. Despite recent advances in structurally related copper-zinc-tin-sulfide-selenide (CZTSSe) absorbers, in which indium from CIGSSe is replaced with more plentiful and lower cost zinc and tin, there is still a sizeable performance gap between the kesterite CZTSSe and the more mature CdTe and CIGSSe technologies. This review will discuss recent progress in the CZTSSe field, especially focusing on a direct comparison with analogous higher performing CIGSSe to probe the performance bottlenecks in Earth-abundant kesterite devices. Key limitations in the current generation of CZTSSe devices include a shortfall in open circuit voltage relative to the absorber band gap and secondarily a high series resistance, which contributes to a lower device fill factor. Understanding and addressing these performance issues should yield closer performance parity between CZTSSe and CdTe/CIGSSe absorbers and hopefully facilitate a successful launch of commercialization for the kesterite-based technology.
Introduction
While silicon-based devices currently constitute approximately 85 per cent of the world photovoltaic (PV) market [1] , thin-film chalcogenide-based PV devices offer the benefits of an absorber with a direct energy band gap (enabling the use of a thinner absorber layer compared with silicon), facile band gap tuning using either metal or chalcogen substitutions (enabling optimization of the absorber band gap with respect to the solar spectrum) and reduced sensitivity to recombination at grain boundaries (enabling the use of lower cost polycrystalline materials versus high-quality single-crystal wafers). In addition, because thin-film PV devices rely on thin blanket films of the chalcogenide semiconductor over potentially very large areas, the technology is more amenable to monolithic integration, as opposed to individual wafer-based processing, and can also offer a wider range of form factors for the completed devices, including the possibility of incorporating solar cells on flexible substrates [2, 3] . Currently, CdTe and Cu(In 1−x Ga x )S 2−y Se y (CIGSSe) technologies dominate the thin-film PV market. The 1 GW per year production capacity barrier was surpassed for CdTe devices in 2009 by First Solar [1] and achieved for CIGSSe in 2011 by Solar Frontier [4, 5] . Despite the impressive growth rates in these technologies, when compared with total global power consumption of approximately 15 TW [1] , it becomes clear that many orders of magnitude growth in production still must be achieved in order for PVs to make a significant contribution to the world's energy portfolio.
Besides the overarching drive to lower the levelized cost of electricity for PVs below that of conventional carbon-based electricity generation technologies [6] , two issues-absorber layer component abundance and toxicity-represent potential road blocks for pervasive deployment of thin-film chalcogenide-based PVs [7, 8] . A 'back of the envelope' calculation demonstrates that, if one assumes a 1 μm thick CIGSSe ([Ga]/[In + Ga] = 0.3) absorber in 12 per cent efficient modules, then a terawatt of peak power generation under 1000 W m −2 illumination will require of the order of 10 000 metric tonnes of indium. Indium supply is relatively constrained, with the elemental abundance in the upper continental crust estimated to be 0.05 ppm (compared with abundances of 25, 71 and 5.5 ppm for copper, zinc and tin, respectively) [9, 10] . Current worldwide production capacity for indium (primarily a by-product of zinc extraction) is of the order of 600 metric tonnes per year [9, 11] , with much of this capacity being concentrated in China [8, 9, 11] . Additionally, a significant fraction of this capacity is required for transparent conductive coatings for the growing flat panel display industry. While recycling could play an important role in meeting indium demand, the above considerations highlight the supply challenges that may constrain widespread adoption of CIGSSe technology. Given that tellurium is even less plentiful than indium (about as plentiful as gold), with average elemental abundance of approximately 0.001 ppm in the upper continental crust [10] , the concern about raw starting materials for terawatt deployment of CdTe is also significant. Based on known tellurium reserves, the production capacity of CdTe-based solar cells has been predicted to be limited to as low as 20 GW yr −1 [12] , which at current market growth rates could be reached within 10 years. Other estimates put the production capacity limit as high as 200 GW yr −1 , owing in part to the possibility of recycling [13] .
There is also the issue of materials toxicity and market acceptance, especially with respect to the heavy metal Cd in CdTe technology. The potential for exposure to Cd following manufacture of CdTe modules is actually expected to be small, with tests of heavy metal exposure during fire and water leaching from broken modules yielding negligible exposure levels [14, 15] . Indeed, because Cd is a by-product of Zn mining, it has been proposed that CdTe modules, once formed, are a net benefit with respect to Cd toxicity, because such modules offer a means of sequestering the Cd in a stable form for many years. In cases where CdTe solar cells are replacing coal-powered electricity generation, the resulting Cd air emissions can be lowered by two orders of magnitude [16] . Despite these arguments, the fact remains that Cd use is restricted in selected countries, in part because of previous environmental and health incidents related to the handling of Cd. Of primary importance in this regard is the mass cadmium poisoning incident in the early-to mid-twentieth century, in which cadmium-laden waste water from mining operations in the Toyama Prefecture in Japan resulted in an outbreak of a painful and sometimes fatal affliction commonly referred to as 'itai-itai' (translated literally as 'ouch-ouch') disease [17, 18] . For the above reasons, there is strong motivation to find alternatives to the two leading thinfilm chalcogenide absorbers that use low-cost, broadly available elements. Suitable examples of absorbers that use Earth-abundant metals include SnS [19, 20] , FeS 2 (pyrite) [21] , Cu 2 S [22, 23] and Cu 2 ZnSn(S,Se) 4 (CZTSSe) [24] [25] [26] . Among these, only Cu 2 S and CZTSSe have exceeded 10 per cent power conversion efficiency [22, 26] , often considered the lower performance limit for commercial interest when compared with CIGSSe and CdTe, which have achieved 20.3 per cent and 18.7 per cent efficiency values, respectively, for individual devices [27, 28] . Cu 2 S technology, however, dropped from serious consideration in the 1980s owing to device instability issues arising from facile Cu diffusion in the semiconductor layers, leading to degradation of the junction in the device. Despite being early in the development cycle, CZTSSe can therefore be considered a current favourite in terms of prospective Earth-abundant metal systems to supplement the existing CIGSSe and CdTe technologies, in the quest for more ubiquitous solar energy deployment. In this contribution, we will review recent progress in the CZTSSe field and present detailed characterization studies that compare state-of-the-art CZTSSe kesterite films and devices with similarly prepared higher performance (15% efficiency) CIGSSe devices, in an effort to understand the performance-limiting factors in the current generation of kesterite-based technology.
Copper-zinc-tin-sulfide-selenide materials and deposition approaches
Kesterite materials belong to the adamantine family of chalcogenides [29] , with a structure that can be derived from that of diamond by replacing atoms with substitutes following the rule of having an average of four valence electrons per atom. In increasing complexity, some examples of this group include diamond (C), sphalerite (ZnS), chalcopyrite (e.g. CuInS 2 ) and kesterite (e.g. Cu 2 ZnSnS 4 ). The possibility of replacing the rare indium with readily available Zn and Sn while retaining key semiconductor properties, such as nearly identical band gap to the highly successful chalcopyrite absorbers, makes CZTSSe particularly attractive for large-scale PV production. This potential has nurtured significant researcher focus on not only the preparation of higher performance CZTSSe devices with traditional vacuum-deposition approaches such as sputtering [30] [31] [32] [33] [34] [35] [36] [37] [38] [39] [40] [41] and co-evaporation [42] [43] [44] [45] [46] [47] [48] [49] [50] [51] [52] , but also experimentation with a large array of alternative fabrication approaches, targeting lower processing cost and higher throughput. Some of these alternative methods include spray pyrolysis [53] [54] [55] [56] , electrodeposition [57] [58] [59] [60] [61] [62] [63] [64] [65] [66] [67] , photochemical deposition [68, 69] , 'monograin' deposition [70, 71] and direct liquid-coating techniques, including pure solution [72] [73] [74] [75] [76] , particle-based [77] [78] [79] [80] [81] [82] [83] and hybrid slurry ink deposition [25, 26, 84] . While more detailed reviews focusing on CZTSSe deposition approaches have been previously presented [84] , below we detail selected CZTSSe deposition approaches, focusing on key aspects of the most successful device-quality fabrication strategies.
(a) Vacuum-based deposition of copper-zinc-tin-sulfide-selenide For decades, vacuum-based techniques have been the standard for high-quality semiconductor fabrication for a range of applications from microelectronics to PVs. The most popular of these techniques are sputtering and evaporation, both of which have proven useful for CZTSSe deposition.
(i) Sputtering
Historically, the first approach used for kesterite film and device fabrication as reported by Ito & Nakazawa [30] , sputtering has been one of the more extensively studied routes to CZTSSe films. Sputtering is based on bombarding a source target of the material to be deposited (e.g. the component metals or metal chalcogenides) with energetic particles, for example argon plasma, and redepositing the ejected species on a substrate. Katagiri precursor configurations followed by high-temperature sulfurization anneals. The results from these studies laid the foundation for CZTSSe technology, establishing key process parameters such as optimal elemental ratios (generally, Cu-poor and Zn-rich relative to the ideal CZTSSe stoichiometry) [37] . After a series of improvements, including a post-film-deposition deionized water soak believed to remove surface oxide impurities, in 2008, a power conversion efficiency of 6.77 per cent was reported for a pure sulfide CZTS device [38] . Recently, CZTSSe devices were prepared by co-sputtering from compound targets of Cu x (S,Se) y , Zn x (S,Se) y and Sn x (S,Se) y in an argon atmosphere, followed by annealing in a SnS and S 2 gas atmosphere, and characteristics have been presented for devices with efficiencies of as high as 8 per cent [85] .
(ii) Co-evaporation Co-evaporation involves heating the various source materials (e.g. the various individual component elements), typically in a high-vacuum environment, by means such as resistive or electron beam heating to produce vapours that are then condensed on a substrate. Co-evaporation has been an important pillar of CIGSSe technology, achieving top performance devices and entering into commercialization [1] . However, for CZTSSe, this approach has encountered significant challenges, especially in its classical configuration where the substrate is maintained at high temperature while delivering precisely controlled elemental fluxes. From the first attempts to apply this technique to CZTSSe by the group at Stuttgart University, Germany [86] , it became apparent that, in addition to the typically volatile Se and S in chalcopyrite absorbers, Sn re-evaporation is also observed during CZTSSe deposition. Efficiency was later improved at the Hahn-Meitner Institute (Helmholtz-Zentrum Berlin, Germany) by introducing a faster coevaporation process in which Sn loss could be mitigated. A recent National Renewable Energy Laboratory (NREL) report [87] addresses further the issue of Sn loss by adding continuous Sn overpressure throughout the whole high-temperature process, including part of the cooling stage, similar to the Se overpressure typical for the top-performing CIGSSe process developed by the same group. Using this approach, device efficiencies of as high as 9.2 per cent for pure selenide CZTSSe devices have been achieved [88] . Recently, evidence has been found that the presence of sulfur overpressure is also capable of minimizing Sn loss and it has been further proposed that in fact S evaporation from the sample surface promotes kesterite phase decomposition [89] .
Owing to the above challenges for evaporation onto higher temperature substrates, sequential evaporation and anneal routes have also proven successful in the preparation of highperformance devices. Since the first attempts to use such a process, yielding 0.66 per cent efficient devices [42] , significant progress has been made with process optimizations [43] [44] [45] [46] [47] . An illustrative study of the effect of the Sn vapour overpressure during annealing, for example, describes a dramatic power conversion efficiency increase (from 0.02% to 5.4%) when the postdeposition absorber anneals are performed in the presence of a small amount of SnS in a graphite box [90] . Currently, the best performing co-evaporated CZTS (pure sulfide) devices have reached efficiencies of 8.4 per cent, using a process developed at IBM that consists of co-evaporation onto a low-temperature substrate followed by a short anneal at atmospheric pressure [51, 52, 91] .
(b) Non-vacuum deposition approaches
From the early years of CZTSSe development, it was well understood that a combination of cheap readily available materials combined with a reliable low-cost fabrication approach could revolutionize the PV industry. Deposition methods based on solutions or slurries (often called inks), compatible with ultra-high-throughput, easily scalable fabrication processes such as printing and casting are specifically attractive for large-scale (more than 100 GWp) PV manufacturing [92] . Three approaches based on pure solutions, nanoparticles or hybrid particlesolutions, respectively, have been particularly pursued, with varying levels of success, in terms of achieving higher device performance levels. 
(i) Pure solution approaches
Sol-gel-like approaches [72] [73] [74] [75] belong to the first category. In one example, 2.2 per cent device efficiency was achieved with a methoxyethanol solvent [75] . While attractive as a simple solutionbased technique using off-the-shelf precursors and relatively safe solvents, sol-gel approaches present a significant challenge related to the transition from a mixed oxide system to a singlephase multinary sulfide/selenide material. Achievement of adequate control of this transition and subsequent demonstration of successful high-performance devices would render sol-gel an extremely low-cost deposition method for CZTSSe.
Recently, another pure solution approach, using dimethyl sulfoxide solutions of metal acetates and chlorides in the presence of thiourea, yielded 4.1 per cent efficiency [76] . Performance enhancement, using this approach, can be expected after elimination of voids within the layer and improved control over metal stoichiometry, particularly by addressing Sn loss.
(ii) Nanoparticle-based approaches Inks comprising dispersions of fine particles present certain advantages over pure solution-based approaches, including a broader selection of liquid vehicles, the possibility to use more compact precursors with close-to-targeted composition and minimal inclusion of foreign, chemically bound species that have to be eliminated by thermal processing and that have the potential to reduce the critical thickness of the layers (i.e. the maximum thickness per layer that can produce a crack-free film). When challenges associated with the nanoparticle approach, such as achieving high-quality dispersions and compact, defect-free, large-grained films, are properly addressed, nanoparticle-based methods have excellent potential for low-cost, large-volume CZTSSe manufacturing.
An early printing approach to CZTS used particle-based (approx. 200 nm) precursors synthesized by reacting metal salts with sulfur in hot ethylene glycol [77] . Other methods used much finer CZTS nanoparticles (approx. 10 nm) obtained by hot injection in oleylamine, yielding initially less than 1 per cent power conversion efficiency [78, 79] and more recently 7.2 per cent efficiency performance [93] . Tin loss was observed during the selenization process. The same group demonstrated 8.4 per cent efficiency in a device with Ge partially replacing Sn, an alternative to using the S : Se ratio for control of the band gap [94, 95] . Selenide-based nanoparticles were obtained by analogous methods [81, 82] . Recently, an approach was reported in which component binary and ternary metal chalcogenide nanoparticles were used rather than the multinary CZTSSe particles to facilitate tailoring film composition, with efficiencies of as high as 8.5 per cent having been reported [96] . Other examples of particle-based methods include ballmilling approaches, starting from either crystalline CZTS [97] or the constituent elements [83] .
(iii) Hybrid particle-solution approaches
A third category of inks, comprising a combination of dissolved and solid active components, has so far been the most successful CZTSSe fabrication approach. It advantageously uses the binding action of dissolved metal chalcogenide species to produce dense, compact layers and additionally bypasses the solubility limitation of pure solution approaches by introducing particle components that further provide densification and crack-deflection benefits.
The first component of this hybrid approach involves true solutions (everything dissolved to the molecular level), as used for the fabrication of high-quality CIGSSe absorbers [92, 98] . Originating from early work on hydrazine chalcogenide solution processing [99] , the method uses the strong reducing action of hydrazine to stabilize metal chalcogenide anions in solution with excess chalcogen. Extended to the Cu-In-Ga-S-Se system, the method has produced smooth, large-grained absorbers with power conversion efficiencies of as high as 15.2 per cent [98, 100] . selenide species in hydrazine could be identified. Zn chalcogenide hydrazinate nanoparticles were, however, conveniently synthesized in situ by addition of Zn powder to the Cu-Sn-S-Se chalcogen solution and were found to be an excellent precursor for incorporating Zn into CZTSSe.
Recently, Yang and co-workers [101] have provided a detailed study of the chemical pathways involved in the hydrazine-based deposition and heat treatment process. Drying the precursor ink at room temperature results in the integration of copper and tin chalcogenide complexes to form a bimetallic framework, with hydrazine and hydrazinium molecules as spacers. After mild thermal annealing, the spacers are removed and the Cu 2 Sn(Se,S) 3 + Zn(Se,S) → Cu 2 ZnSn(Se,S) 4 reaction is triggered. The described reaction pathway contains fewer steps than most deposition processes, which typically start with elemental or binary chalcogenides [101] . By use of this hybrid solution-nanoparticle approach, a record efficiency of 9.7 per cent was reported in 2010 by the IBM group [25] . The method was further refined to yield 10.1 per cent power conversion efficiency in 2011 [26] and most recently to the 11.1 per cent level [102] , which represents the current world record for the kesterite-based system. Enhanced fire safety inks were also obtained by replacing pure hydrazine with hydrazine-water-ammonia mixtures, yielding efficiencies of 8.1 per cent [103] . Despite the greater than 10 times improvement in device performance of CZTSSe devices since they were first demonstrated over 15 years ago (figure 1), there is still a significant performance deficit for the CZTSSe technology relative to CIGSSe. It is therefore interesting to directly compare similarly prepared CZTSSe and CIGSSe devices in order to try to establish where the CZTSSe devices are lacking and to determine a target for further device optimization. For this purpose, in the following sections, the absorber properties and device characteristics of a high-performance (10.1% efficiency) hydrazine-processed CZTSSe device [26] will be compared with a recently reported 15.2 per cent hydrazine-processed CIGSSe device with essentially the same band gap for the absorber [100] .
Comparison of hydrazine-processed CZTSSe and CIGSSe film properties
Cross-sectional scanning electron microscope (SEM) images (figure 2) show many similarities and some significant differences between the high-efficiency hydrazine-processed CIGSSe and analogous state-of-the-art CZTSSe films. Both CIGSSe and CZTSSe devices contain thick (100-500 nm) MoSe 2 layers at the contact between CIGSSe/CZTSSe and Mo (not easily evident in the SEM image owing to the similar appearance between Mo and MoSe 2 ). Such an interfacial layer has been reported to be important for absorber layer adhesion and for the formation of an ohmic contact between CIGSSe and Mo [104] [105] [106] [107] and could be similarly important in CZTSSe devices [25] . High-efficiency hydrazine-processed (as well as vacuum-deposited) CIGSSe films have a surface roughness of a few tens of nanometres [100, 108] , whereas analogous current generation CZTSSe films typically have roughness of the order of hundreds of nanometres [25, 26] . This is important for device design, as it is desirable to limit the thickness of the highly absorbing CZTSSe layer to a value close to the depletion width plus the minority carrier diffusion length.
As the depletion width is generally between 150 and 300 nm [26, 109] , and diffusion lengths in the current generation of devices are expected to be short, it is desirable to target the entire film thickness to be close to or perhaps even thinner than 1 μm [51, 91] . With surface roughness for hydrazine-processed CZTSSe films, especially those with large grains, potentially as high as several hundred nanometres, the targeted CZTSSe thickness has generally been greater than the expected optimal for these devices to eliminate the risk of shorting in the thinnest portions of the film. Indeed, record CZTSSe devices have used absorber layer thicknesses of the order of 1.9-2.5 μm [25, 26, 102] . Surface roughness can also increase the dark saturation current (J 0 ) and cause some local variation in the thickness of the buffer layer, both of which can be detrimental to device performance. It should be noted that this roughness might also help device performance by reducing reflection losses at the front surface of the film, thereby offsetting some of the negative effects of surface roughness, though this benefit is likely to be minimized in devices with an anti-reflective coating. In addition to the differences in surface roughness, current generation hydrazine-processed CIGSSe and CZTSSe films exhibit some small differences in grain structure, with CIGSSe grains typically spanning the active layer of the device (1-2 μm) and CZTSSe grains typically of the order of 0.5-1 μm. In some cases, smaller grains may also exist at the front or back interface. In cases where grain size is smaller than the film thickness, electrons and holes traversing the device must cross several grain boundaries before reaching the p-n junction or being collected at the back (Mo) contact, which is likely to contribute to both resistive and recombination losses owing to scattering at the grain boundaries. Similar recombination losses could occur at the surface of voids, which are often present either in the bulk [25] or at the Mo contact [51, 102] of CZTSSe devices but not in the best performing CIGSSe cells. Voids at the Mo back contact could also increase series resistance by reducing the area of the conducting path between CZTSSe and Mo. It is hoped that a better understanding of grain growth in the CZTSSe system may lead to the fabrication of films with larger grains, less surface roughness and fewer voids, which should lead to reduced recombination and lower series resistance. Along these lines, some of the most recent record solution-and vacuum-deposited CZTSSe films have exhibited reduced surface roughness and grains extending the full thickness of the device, perhaps contributing to the higher level of performance [88, 102] .
Compositional control in the CZTSSe system is even more important than for CIGSSe owing to the relatively small range of chemical potentials for which the formation of CZTSSe is thermodynamically stable [110] . Katagiri and co-workers [37] have found that, as is the case for CIGSSe, where the best devices are Cu-poor in stoichiometry to avoid device shunting, the best CZTSSe cells have a slightly copper-poor and zinc-rich stoichiometry. State-of-the-art CZTSSe cells (in terms of power conversion efficiency) exhibit a nominally uniform composition as a function of depth in the absorber ( figure 3 ). This is remarkable in the light of the high processing temperatures typically used during fabrication (more than 500 • C) and the high vapour pressure of some of the constituent elements. S and Se are particularly volatile, and ensuring that they are not lost from the bulk of the film requires careful control of the annealing atmosphere. Significant Sn loss has also been observed when annealing at such elevated temperatures [89, 111] , owing to the high vapour pressure of SnS when above 400 • C. This can be countered by incorporating additional Sn and S/Se into the annealing ambient. Finally, in addition to Sn loss from the surface, Cu can be lost at the back (Mo) contact owing to out-diffusion of Cu [112] . Such out-diffusion can result in the formation of ZnS and Cu-Sn phases at the back contact.
It is worth noting that the best vacuum-deposited CIGSSe devices reported to date (i.e. efficiency greater than 18%) make use of compositional grading [108] as a function of depth in the absorber, to create an electric field that guides minority carriers in the quasi-neutral region away from the back contact and to boost cell voltage by having a slightly higher band gap at the CIGSSe/buffer layer interface. This grading is achieved in CIGSSe by varying the In/Ga ratio. While a similar effect could be achieved in CZTSSe by varying, for example, the S/Se or Ge/Sn ratios as a function of depth, no such approach has yet been reported. 
Comparison of device electrical and optical properties
The most common metric of performance for a solar cell is the device efficiency, generally expressed as
where PCE is the power conversion efficiency, FF is the fill factor, V oc is the open circuit voltage, J sc is the short circuit current and P in is the input power (typically 100 mW cm −2 , corresponding to 1 Sun AM1.5G solar spectrum illumination). Table 1 presents the device characteristics of topperforming (power conversion efficiency more than 8%) solution-and vacuum-deposited CZTSSe devices reported in the literature for the full range of band gaps between 1.0 and 1.45 eV. To gain further detailed insights into the status and limitations for the device performance of our present generation of CZTSSe devices, we continue to compare in more detail device electrical/optical characteristics between the 10.1 per cent efficiency CZTSSe device [26] and our champion 15.2 per cent CIGSSe cell [100] , both prepared using a hydrazine ink-based process and exhibiting similar band gap (approx. 1.15 eV), thereby facilitating a direct comparison between the two cells. Figure 4 shows the light and dark J-V characteristics for the two cells. The CZTSSe cell has lower performance than the CIGSSe cell in all aspects of the device characteristics, with V oc 17.0 per cent lower, fill factor 15.1 per cent lower and J sc 5.5 per cent lower. We note that the V oc deficit issue is the most significant limitation in our present CZTSSe cell, followed closely by fill factor. We also observe a stark difference between the CZTSSe and CIGSSe J-V curves: the cross over between the light and dark J-V curves occurs at very low current (solid circle, figure 4) for the CZTSSe device, which highlights a severe non-superposition effect, as is commonly observed in lower performing thin-film solar cells. This effect could arise as a result of a blocking or nonohmic back contact [115] or a photo-sensitive secondary barrier effect in the buffer-absorber interface [116] . Note that, in an ideal (or high performance) solar cell, there should not be any cross-over point, and the light and dark J-V curves should be able to superimpose.
The external quantum efficiency (EQE) data for both devices are presented in figure 5 . Both EQE curves are similar, in agreement with the close J sc values determined for the two cells from the J-V measurements. However, we note that the EQE data for the CZTSSe device are somewhat more deficient in the long-wavelength region near the band edge, which indicates a higher recombination loss deep in the absorber layer or shorter minority carrier diffusion length, thereby limiting the collection efficiency [117] . The latter factor is evident as well in the QE bias ratio plot (i.e. the ratio between the EQE at −1 and 0 V), as shown in the top section of figure 5 [118] . We observe that, at longer wavelength, the CZTSSe QE bias ratio is slightly increasing, whereas that for the CIGSSe cell remains constant. This increasing QE bias ratio represents a voltage-dependent collection efficiency effect that occurs in devices with shorter minority carrier diffusion length [115] . In these devices, where the depletion width plus the diffusion length (the zone from which photo-excited carriers can be effectively collected) is less than the absorber thickness, the increase in the reverse bias voltage helps extend the depletion region deeper into the absorber layer, thereby increasing the minority carrier collection. Figure 6 summarizes the V oc deficit, expressed as E g −V oc /q, as a function of band gap E g , for the 15.2 per cent efficiency CIGSSe and a variety of high-performance CZTSSe devices (those listed in table 1). A typical high-performance CuInSe 2 or Cu(In,Ga)Se 2 thin-film cell has a V oc deficit of around 0.5 V (indicated by the dashed line in figure 6 ) [119] . We observe that all the present generation CZTSSe cells suffer from a large V oc deficit (more than 0.6 V), which becomes larger at higher band gap values. This increase in V oc deficit with band gap has been observed in CIGSSe cells as well. For CIGSSe, one explanation for this effect relates to a deeplevel defect that has been noted at a fixed location from the valence band edge [120] . In higher band gap devices, this defect moves closer to the centre of the band gap, thereby rendering it a more effective recombination centre. This deep-level defect in CIGSSe was detected using transient photocapacitance spectroscopy, and this measurement is currently being performed in the hydrazine-processed CZTSSe cells to determine whether this mechanism might be operative in the CZTS devices as well [121] . Another important facet of the V oc deficit issue can be obtained from the temperature dependence of V oc , as shown in figure 7 . The intercept of the V oc versus T plot at 0 K yields the activation energy E A of the dominant recombination process [119] . The 15.2 per cent CIGSSe cell exhibits the expected behaviour for a high-performance cell, with the 0 K intercept, E A , the same as the band gap of the absorber layer, indicating that the dominant recombination process occurs in the space charge region. However, we note that the E A for our CZTSSe device is significantly lower than this band gap value, which suggests a dominant recombination mechanism involving buffer-absorber interface states that have activation energy lower than the absorber band gap [119] . An issue related to this observation is the question of the conduction band offset between CZTSSe and CdS. For a cliff-like offset (i.e. a CdS conduction band below that of CZTSSe), increased recombination through interfacial states is expected to suppress V oc in the device [122] . Experimentally, for the hydrazine-processed devices, ultraviolet photoelectron spectroscopy measurements have demonstrated a spike-like configuration, suggesting that this Figure 6 . Plot of E g /q-V oc versus E g for the CZTSSe devices in table 1 (circles) and for the reference high-performance CIGSSe device (square), highlighting the deficiency in V oc for a given band gap for the CZTSSe devices. The band gap E g is determined using absorption coefficient modelling either in a [E ln(1−EQE) 2 ] versus E plot or using the inflection of the EQE curve (i.e. the peak of the dEQE/dE curve, where E = hc/λ) near the band edge [102] . The data point for the described 10.1% CZTSSe device is circled and the dashed line through the CZTSSe data is just a guide to the eye. mode of V oc suppression is not dominant [123] . However, in separate experiments on vacuumdeposited CZTS devices, direct and inverse photoemission measurements have distinguished a cliff-like conduction band offset [124] , thereby rendering this still an important question. Minority carrier lifetime also impacts V oc and can be measured using time-resolved photoluminescence (TR-PL). We performed TR-PL measurements on the 10.1 per cent CZTSSe and the 15.2 per cent CIGSSe completed devices using a 532 nm laser excitation [125] , as shown in figure 8 . The minority carrier lifetime is extracted from a quadratic rate model as described in Ohnesorge et al. [126] . A lower CZTSSe device minority carrier lifetime (3.1 ns) is obtained compared with the higher performance CIGSSe cell (5.4 ns). This lower minority carrier lifetime translates to lower V oc and shorter minority carrier diffusion length in the device as suggested by the EQE data. The V oc and the minority carrier lifetime are related through the dark or reverse saturation current. A lower lifetime will lead to higher dark current J 0 and therefore lower V oc through the following relationship:
Note, however, that for a lower band gap 10.1 per cent efficiency hydrazine-processed CZTSSe device the reported minority carrier lifetime was 10 ns, which is larger than the value in the highperforming CIGSSe device [114] . As a further caveat regarding comparing lifetimes measured with TR-PL, for CIGSSe, lifetimes have been shown to be sensitive to the types of overlayers on the absorber and therefore whether completed devices are measured as opposed to bare absorber films [127] . Besides the V oc deficit, the lower fill factor in the CZTSSe device presents a barrier to efficiency improvement. At room temperature, the series resistance for the 10.1 per cent CZTSSe device is significantly higher (2.8 times) than that of our record hydrazine-processed CIGSSe device, contributing to a lower fill factor (table 1). The nature of the high series resistance in CZTSSe is more apparent at low temperature and severely impacts the efficiency, as shown in figure 9a . We observe that, while the CIGSSe efficiency monotonically increases up to 24 per cent at approximately 125 K, the CZTSSe efficiency collapses to zero. This effect occurs as a result of the concomitant collapse in the fill factor or large increase (approx. 200 times, from 340 to 125 K) in the CZTSSe series resistance (figure 9b).
By contrast, the CIGSSe series resistance is almost constant down to 180 K and increases much less (approx. 3×) towards 125 K. The large and increasing CZTSSe series resistance can be attributed to carrier freeze-out at medium temperature (approx. 200 K), owing to the lack of a shallow acceptor in CZTSSe [128] . Additionally, potential non-ohmic barriers at the back contact between CZTSSe and Mo, at the front interface between CZTSSe and CdS, or between grains of CZTSSe within the absorber layer may also contribute to the temperature dependence of the series resistance [125] . Interestingly, recent results suggest that higher room temperature series resistance may be associated with sulfur incorporation, with devices having low or no sulfur content exhibiting significantly lower series resistance [88, 114] .
Note that, if we compare the 10.1 per cent hydrazine-processed CZTSSe device with a mediocre hydrazine-processed CIGSSe cell with lower efficiency (approx. 8.5%), similar performance differences are still noted between the two types of samples, as shown in figure 10 . The lower performance CIGSSe cells have V oc versus T plots with 0 K intercept at the band gap. The series resistance and temperature dependence of the series resistance are larger than in the record CIGSSe device, but still significantly smaller than for the 10.1 per cent CZTSSe device. Thus, V oc deficit and to a lesser extent series resistance appear to be the defining limiting characteristics in our present generation of CZTSSe cells. Finding solutions to these problems should enable higher efficiencies to be achieved in the CZTSSe system. In order to address these issues, better understanding of interfaces and defects in the device are urgently needed and studies to examine these areas are currently underway. Most recently, CZTSSe devices with power conversion efficiency of 11.1 per cent have been prepared [102] . These devices have slightly smaller band gap (1.13 eV) than the previous record 10.1 per cent efficiency device (1.15 eV). The performance improvement in these current champion devices is mainly the result of enhanced fill factor (values approaching 70% are now possible) and short-circuit current. The cross-over behaviour between light and dark current-voltage curves is significantly less pronounced, and the V oc temperature dependence more closely matches that in high-performance CIGSSe devices. Nevertheless, the room temperature open circuit voltage deficit remains approximately the same as in previous device generations (table 1) and represents the primary outstanding issue to address in order to push CZTSSe PV performance further towards the levels achievable in record CIGSSe devices. Additionally, the divergence in the series resistance and resulting collapse of the power conversion efficiency at low temperature, presumably due to the absence of a shallow acceptor in the CZTSSe system (and resulting carrier freeze-out) [128] , remains prevalent in the current devices.
Conclusions
The effort to identify PV absorber layer technologies that can readily be scaled to terawatt levels at a cost that is competitive with conventional carbon-based electricity generation has greatly accelerated in recent years owing to economic (i.e. growth constraints imposed by energy supply uncertainty), political (e.g. reliance on imported energy supply and implications for international relations) and environmental (e.g. need to reduce levels of greenhouse gases and other pollutants) concerns. One key materials system that appears consistent with this goal is the kesterite-based CZTSSe family. Since the first work on the PV properties of CZTS by Ito & Nakazawa [30] and on a thin-film device by Katagiri et al. [42] , the achievable power conversion efficiency has grown steadily to a value that has exceeded 10 per cent during the last year [26, 102] -a level of performance that begins to generate interest in commercialization.
In this review, we have compared the film characteristics and device performance of champion hydrazine-processed CIGSSe (15.2% efficiency) and state-of-the-art CZTSSe (10.1% efficiency) devices that have essentially the same band gap, near the empirically established optimum value in CIGSSe [129] . Ultimately, despite the very promising recent growth in device efficiency for CZTSSe devices, in order for CZTSSe modules to be competitive with current generation CIGSSe modules (operating at as high as 15% efficiency [130] ), improvement in CZTSSe cell efficiencies to over 15 per cent will be required. CZTSSe processing entails additional challenges compared with CIGSSe, including the more volatile mix of elements (e.g. Sn) [90, 111] and relatively narrow compositional field of stability in the Cu-Zn-Sn-S-Se phase diagram [131] . As seen in the above discussion, in order to close the performance gap with CIGSSe, it will be necessary not only to accommodate these processing challenges but also to gain a better understanding and deployment of interfaces and defects in the CZTSSe system in order to target increased device V oc and fill factor.
Besides targeting improvements in device efficiency, another key area for exploration is device stability. The issue of whether CZTSSe devices will behave more like Cu 2 S or like CIGSSe in terms of device stability under operating conditions (e.g. light, heat, electrical load) must be resolved before a transition to full commercialization can be envisioned. Additionally, manufacturing issues, including scaling, yield and production cost, also need to be addressed. In this regards, several recent reports are particularly promising. Solar Frontier has recently announced the demonstration of the first monolithically integrated CZTS submodules [132] , with 8.6 per cent efficiency demonstrated over a 14.0 cm 2 aperture area using seven series connected devices [133] . Also interesting are reports of being able to successfully replace the CdS-based buffer with non-Cd-based buffers in single cells and submodules [134, 135] . Combined with the recent improvement in device efficiency, these early scaling demonstrations continue to point to a promising future for CZTSSe technology. The author's CIGSSe work described in the text was conducted as part of a joint development project between Tokyo Ohka Kogyo Co., Ltd and IBM Corporation. The analogous CZTSSe work was performed as part of a joint development project between Tokyo Ohka Kogyo Co., Ltd, DelSolar Co., Ltd, Solar Frontier K. K. and IBM Corporation.
